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实现 C 语言与 Verilog 语言的通信。以 Verilog PLI（Verilog Program Language 
Interface）接口为纽带，建立 C 程序和 Verilog 程序的通信信道，完成 Verilog 程


































Verification is the indispensable link in the whole process of IC designing,it is 
the last chance found the existing shortcomings and mistakes in the design before the 
design production discovered. So speaking of the entire project's success or failure, 
the verification is very important.With the application requirements constantly 
promoting and IC design size growing,the function is getting more and more 
complex,and performance requirements are also higher.So how to shorten verification 
time and improve efficiency and quality of test chips to shorten time to market has 
become one of the greatest concern issues in today's IC designing field. 
This software and hardware co-verification platform has the following functions: 
(1) Visualizations operation . To design a visualized plug-in with simulation function 
on the basis of Eclipse(support open source emulator Iracus); (2) to design Verilog 
language and C language communication with Verilog Program Language Interface 
(PLI) as its communication channel through which the data of C program is called and 
transmitted by Verilog program; (3) Through the USB interface, realize the data 
communications between PC host and FPGA. 
According to the result of tests and analysis, it is proved that the platform 
established in this program is available and has applied value in IC designing. 
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